verilog for loop synthesis