verilog for loop synthesis example