verilog system time