verilog for loop example